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Abstract—Paper presents the integer- and fractional-order
cases of a voltage-mode all-pass time delay circuit, or more fre-
quently called as all-pass filter, employing a single negative-type
current-controlled current inverting transconductance amplifier
and a floating capacitor. Utilization of a fractional-order capacitor
(FoC) C0.96 with 12 pF · sec−0.04 value for magnitude response
optimization of the filter is investigated. FoC was emulated
via 4th-order Valsa RC network and values optimized using
modified least squares quadratic method. In frequency range
1 MHz−1 GHz it shows only ±0.5 degree phase angle deviation
and the relative pseudo-capacitance error varies from −1.85% to
+0.73%. SPICE simulations are given to prove the theory.
Keywords—all-pass filter; CCCITA–; fractional-order capacitor;
FoC; fractional-order filter; time delay circuit; voltage-mode
I. INTRODUCTION
First-order all-pass time delay circuit or so-colled all-pass
filter (APF) is widely used in analog signal processing in order
to shift the phase of an electrical signal while keeping the
amplitude constant [1]–[5]. Such circuits have several useful
applications, for instance, broadband beamformers, equalizing
the communication channel for wire-line communication, os-
cillator design, etc. [3]–[5]. Ideally, APFs should have both
a constant unity gain and a well-defined constant delay. Al-
though in practice circuits employing only grounded capacitors
are preferred, new IC technologies offer floating capacitor
realization easy way as a double poly or metal-insulator-
metal capacitor [6]. Another issue regarding capacitors is their
order. As it was shown [7], readily available capacitors do not
behave as pure components. For an instance, experimentally
measured order of capacitor based on polyvinylidene fluoride
is 0.9776, metalized paper of 0.9821, etc. Currently, these
so-called fractional-order capacitors (FoCs) are one of the
most crucial elements used for electronic circuit and systems
design and there is a growing research interest in development
of these components [8]–[11] (and references cited therein).
Therefore, this paper aims to introduce a utilization of FoC
for magnitude response optimization of the proposed first-order
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APF. Introduced theory and the workability of 0.96 and first-
order resistorless filter were verified by SPICE simulations.
II. CIRCUIT DESCRIPTION
A. Negative-Type Current-Controlled Current Inverting
Transconductance Amplifier (CCCITA–)
The CCCITA–, which circuit symbol is depicted in
Fig. 1(a), is a three-terminal device [12]. It consists of an
input negative current-controlled current inverter stage that
transfers the input current to the z terminal and an operational
transconductance amplifier stage, which converts the voltage
at the z terminal to output current at the x− terminal. Using
a standard notation, it can be described by the following set
of equations:
vf = Rf if , iz = −if , ix− = −gmvz, (1)
where Rf and gm represent the intrinsic resistance of f
terminal and transconductance gain from the z terminal to x−
terminal, respectively.
Taking into account parasitics of CCCITA– depicted in
Fig. 1(b), the following non-idealities of the active element
must be considered:
• Parasitic resistances Rz, Rx– and capacitance Cz, Cx–
appearing between the high-impedance z and x−
terminals and ground, respectively,
• iz = −βif, where β represents current gain that differs
from its ideally unity value by current tracking error



















































Fig. 2. CMOS internal structure of CCCITA–.
In CMOS implementation of CCCITA– shown in Fig. 2,
the intrinsic resistance and the transconductance are respec-
tively given as Rf =
√
1/(8k1IO) and gm =
√
k2IB,
where k1 = μpCox (W/L)3,4 = μnCox (W/L)1,2 and k2 =
μnCox (W/L)18,19. Here the ki = μp,nCox (W/L)j for i =
1, 2 is the physical parameter of the corresponding MOS
transistor j (Cox is the gate oxide capacitance per unit area,
μp,n is the electron mobility in the channel, W and L are the
channel width and length), the IO is the bias current to control
the intrinsic resistance of the input terminal f , and the IB is
the control current adjusting the transconductance gm of the
CCCITA–.
B. First-(Integer)-Order All-Pass Filter Design
The proposed realizations of a resistorless VM APF using
single CCCITA– and a one floating capacitor is shown in
Fig. 3. Using (1), routine circuit analysis yields a voltage








which indicates a TF of first-order APF with an inverting re-
sponse. Considering the fact that there is a capacitor connected
between the filter’s input and output terminals and the capacitor
behaves as a short-circuit element at the very high frequencies,
the filter features with very accurate unity magnitude in this
frequency region. On the other hand, at very low frequencies,

















Fig. 3. Proposed voltage-mode all-pass filter.
Hence, assuming parameter matching gm = 1/Rf the gain is
again unity. Note that the same interesting and useful property
can be found in filters [2] nad [4].
Now, from (2) the phase response of the filter is given as:
ϕ(ω) = arctan
[




hence, the phase of voltage TF alters from 180◦ to 0◦ while
ω changes from 0 → ∞. Finally, the resulting ideal pole (ωp)








From (4) it is evident that the ωp and ωz sensitivity to






= −1, Sωzgm = 1.
For a complete analysis, it is important to take into account
parasitic resistances and capacitance of the active element






sC ′ + 1R′
, (5)
and non-ideal phase response from TF (5) is given as:
ϕ′(ω) = arctan
{
ω [Rx− (C + gmRfC ′) + CRf ]
Rx− (Rfω2CC ′ − gm)− gmRf
}
. (6)





while ωz remains as (4) and in (5)–(7) the C
′ = C+Cx− and
R′ = Rf || Rx−. Note that the filter still has a very accurate
unity magnitude at very low and very high frequencies, be-
cause typical value of Rx− is much larger than 1/gm or Rf .
On the other hand, as it will be shown in Section III, possible
mismatch between ω′p and ωz can be compensated with a FoC.
C. All-Pass Filter Utilization Using FoC
Considering the proposed VM APF given in Fig. 3 em-
ploying a non-ideal CCCITA– and assuming replacement
of integer-order capacitor C by a fractional-order (FO) one
with pseudo-capacitance Cα (0 < α < 1) of impedance
ZCα(s) = 1/Cαs











Now, to evaluate the phase response, ω′p,α, and ω′z,α, the
sα is replaced by ωα[cos(απ/2) + j· sin(απ/2)]. Therefore,



















ϕ′α(ω) = − arctan
{































Here it is important noting that the parasitic admittance
Yx− appearing at x− terminal has an integer-order character.
Therefore, it must be assumed as sCx− + 1/Rx− due to
difference in capacitances of Cα and Cx− from their nature
(see [11]).
III. SIMULATION RESULTS
To verify the theoretical study, the proposed resistorless
VM APF in Fig. 3 has been simulated using SPICE software.
The CMOS implementation of the CCCITA– shown in Fig. 2
was modified from [12]. In the design, transistors are modeled
by the TSMC 0.35 μm level-3 CMOS process parameters [12].
Dimensions of transistors are listed in Table I. The DC power
supply voltages are equal to +VDD = −VSS = 1.5 V and
V1 = V2 = 0 V. The intrinsic resistance at input terminal Rf
and transconductance gain gm value were set as IO = 12.4 μA
and IB = 36 μA, respectively, in order to fulfill the above
discussed parameter matching gm = 1/Rf ∼= 1 mA/V.
First of all, the workability of the proposed integer-order
VM APF was verified. Capacitor value was selected as C =
5.7 pF, which resulted in a 90◦ phase shift at pole frequency
fp id = 27.9 MHz. Figure 4(a) shows the ideal and simulated
gain and phase responses of the proposed filter. Note that
the obtained fp sim is equal to 27.3 MHz, which is close
to calculated one. Time-domain simulation result is shown
in Fig. 4(b). In simulations, a sine-wave input of 150 mV
amplitude and frequency of fp sim was applied to the filter.
















TABLE II. PARAMETERS OF THE C0.96 EMULATOR DEPICTED IN
FIG. 3. (NOTE: # IN 1 MHZ−1 GHZ RANGE)
Component values (kΩ) / (pF)
R0 R1 R2 R3 C0 C1 C2 C3
511 46.4 0.562 5.62 4.7 0.6 0.5 0.5
Total resistance (kΩ) / capacitance (pF)
563.6 6.3
Spread of resistance / capacitance
909.3 9.4
Order α (−) / phase (degree) / Cα (pF·secα−1)
0.96 / − 86.4 / 12
Theoretical phase angle deviation# (degree) / relative Cα error# (%)
±0.5 / − 1.85 → +0.73
The total harmonic distortion (THD) is found as 2.65%. As
it can be from the results observed, due to mismatch between
ω′p and ωz, a deviation in gain of integer-order APF occurred.
The obtained discrepancy in gain of the APF was compensated
with a FoC. MAPLE plot given in Fig. 5(a) shows the effect
of FoC order in range α = {0.75 to 1} on magnitude of
the FO filter. As it can be observed, a FoC of an order
0.96 should be used to suppress the deviation in gain of
the integer-order APF. Subsequently, the effect of parameter
matching gm = 1/Rf on magnitude of 0.96-order filter is
shown in Fig. 5(b) while Rf was kept 1 kΩ. Hence, small
change in values causes significant discrepancy. Optimized
Valsa RC network realization was used to realize C0.96, which
is depicted in Fig. 3. It provides a 4th-order approximation of
FoC, which has an admittance in the following general form:
YCα(s) = 1/ZCα(s) = 1/R0 +
3∑
k=1
sCk/[sRkCk + 1] + sC0.
Component values obtained via modified least squares
quadratic (MLSQ) method and parameters of C0.96 emulator
are listed in Table II. Theoretical and simulated phase and
pseudo-capacitance versus frequency are given in Fig. 6 and
their ideal values are ϕ0.96 = −86.4 degree and C0.96 =
12 pF · sec−0.04, respectively. The equivalent equations for
fitting the phase or pseudo-capacitance via linear regression
are provided inside Figures. As it can be seen, in frequency
range 1 MHz−1 GHz it shows only ±0.5 degree phase angle
deviation and corresponding relative pseudo-capacitance error
varies from −1.85% to +0.73%. Simulated phase and gain
responses vs. frequency and time-domain responses of the
APF are compared with integer-order one in Fig. 4(a) and (b),
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Fig. 4. Theoretical (ideal) and simulated (a) gain and phase responses,
(b) time-domain responses of proposed VM APF of orders α = [0.96; 1].
(a)
(b)
Fig. 5. Effect on magnitude of the VM APF: (a) α vs. frequency,
(b) gm vs. frequency at C0.96.
respectively. As it can be observed, the deviation in gain of
integer-order APF was compensated, while the phase shift at
fp sim,α remained close to 90
◦. Obtained THD0.96 value of
the output waveform yields 2.62%. Finally, the comparison of
relative gain error of first- and 0.96-order APFs is given in
Fig. 7. Based on the simulation results it can be stated that the
error at fp sim,α is lower for 0.96-order APF.
IV. CONCLUSION
The paper presented a magnitude response optimization of
a VM APF using a FoC. The C0.96 with 12 pF ·sec−0.04 value
was emulated via 4th-order Valsa RC network, which after op-
timization using MLSQ method, indicates broadband constant
phase and pseudo-capacitance performance. The theory and
the behavior of APF were verified using SPICE simulations.
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(b)
Fig. 6. 0.96-order FoC: (a) Phase, (b) pseudo-capacitance, and relative errors
vs. frequency.
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